

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/790,016	03/02/2004	Nobuhiko Akasaka	1081.1191	3571
21171 STAAS & HAI	7590 08/23/200° LSEY LLP	EXAMINER		
SUITE 700			YANCHUS III, PAUL B	
WASHINGTO	RK AVENUE, N.W. N, DC 20005		ART UNIT	PAPER NUMBER
	•		2116	
			MAIL DATE	DELIVERY MODE
			08/23/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Sp		
n.			
s			

				\$
		Application No.	Applicant(s)	
		10/790,016	AKASAKA	
	Office Action Summary	Examiner	Art Unit	
		Paul B. Yanchus	2116	
 Period for	The MAILING DATE of this communication appropriate the Reply	ppears on the cover sheet w	ith the correspondence addre	9SS
WHICH - Extensi after SI - If NO p - Failure Any rep	RTENED STATUTORY PERIOD FOR REP IEVER IS LONGER, FROM THE MAILING ons of time may be available under the provisions of 37 CFR 1 X (6) MONTHS from the mailing date of this communication. eriod for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by statuly received by the Office later than three months after the mail patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNI 1.136(a). In no event, however, may a nd will apply and will expire SIX (6) MO ute, cause the application to become A	ICATION. reply be timely filed NTHS from the mailing date of this comm. BANDONED (35 U.S.C. § 133).	·
Status				
1)⊠ F	Responsive to communication(s) filed on 27	March 2006.		
		nis action is non-final.		
′=	since this application is in condition for allow		ters, prosecution as to the m	ierits is
•	losed in accordance with the practice under	·	·	
Dispositio	n of Claims			
4:	Claim(s) <u>1-13</u> is/are pending in the application a) Of the above claim(s) is/are withdre Claim(s) is/are allowed.			
· ·	Claim(s) 1-7 and 11-13 is/are rejected.			
	Claim(s) <u>8-10</u> is/are objected to.			
•	Claim(s) are subject to restriction and	/or election requirement.		
Applicatio	n Papers			
9)∐ TI	he specification is objected to by the Examir	ner.		
10)∐ T	he drawing(s) filed on is/are: a)☐ ad	ccepted or b) objected to	by the Examiner.	
Д	pplicant may not request that any objection to th	ne drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).	
F	Replacement drawing sheet(s) including the corre	ection is required if the drawing	g(s) is objected to. See 37 CFR	1.121(d).
11)∐ Ti	he oath or declaration is objected to by the I	Examiner. Note the attache	d Office Action or form PTO-	-152.
Priority un	der 35 U.S.C. § 119			
a)⊠	cknowledgment is made of a claim for foreig All b) Some * c) None of: . Certified copies of the priority docume.		§ 119(a)-(d) or (f).	
	Certified copies of the priority docume		Application No	
3	. Copies of the certified copies of the pr	iority documents have been	n received in this National St	age
	application from the International Bure	eau (PCT Rule 17.2(a)).		
* Se	e the attached detailed Office action for a lis	st of the certified copies no	t received.	
Attachment(s				
	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948)		Summary (PTO-413) (s)/Mail Date	
3) 🔯 Informa	ation Disclosure Statement(s) (PTO/SB/08) No(s)/Mail Date 3/2/04, 3/27/06.		Informal Patent Application	

Art Unit: 2116

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-7 and 11-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Admitted Prior Art [AAPA], in view of Kurd, US Patent no. 6,266,779.

Regarding claim 1, AAPA discloses a microcontroller operating in synchronization with a clock, comprising:

an arithmetic unit operating in synchronization with the clock [page 1, lines 18-21]; and an internal resource being connected to the arithmetic unit via a bus, and having at least a bus interface and an internal circuit which operates in synchronization with the clock [page 2, lines 7-18].

AAPA does not disclose a system resource prescaler which generates, from the clock, an operation permission signal denoting an operation permission state in m cycles out of n cycles of the clock (m=<n), and supplies the operation permission signal to the internal circuit of the internal resource, wherein the internal circuit operates in synchronization with the clock when the operation permission signal denotes the operation permission state. Kurd discloses a system resource prescaler [clock enable generator] which generates, from the clock, an operation permission signal [clock enable signal] denoting an operation permission state in m cycles out of n cycles of the clock [ratio], and supplies the operation permission signal to an internal circuit of

an internal resource, wherein the internal circuit operates in synchronization with the clock when the operation permission signal denotes the operation permission state [Figure 1 and column 3, lines 35-38]. It would have been obvious to one of ordinary skill in the art to add the Kurd clock enable generator into the AAPA microcontroller to facilitate data transmission between resources which operate at different clock frequencies [Kurd, column 1, lines 38-49].

Regarding claim 2, AAPA further discloses that the bus interface of the internal resource operates in synchronization with the clock [page 2, lines 23-26].

Regarding claim 3, AAPA further discloses that the internal resource includes a communication macro controlling communication with outside, and an internal circuit of the communication macro includes a counter which generates a communication control clock [page 2, lines 10-18].

Regarding claim 3, AAPA further discloses that the internal resource comprises a pulse generation macro generating a control pulse, and an internal circuit of the pulse generation macro comprises a counter controlling a generation timing of the control pulse [page 2, lines 7-18].

Regarding claim 5, Kurd discloses that the clock enable generator is programmable to support a plurality of desired ratios [column 3, lines 25-38]. It is inherent that some type of register would be used to store the desired ratio.

Regarding claim 6, Kurd, as described above, discloses that the desired clock ratio of the clock enable generator is programmable. It would have been obvious to one of ordinary skill in the art that the ratio may be set to 1 to output an enable signal for every clock cycle.

Regarding claim 7, Kurd discloses that the clock enable generator dispersively allocates the m cycles throughout the n cycles [column 3, lines 25-38].

Page 4

Regarding claim 11, AAPA discloses a a microcontroller operating in synchronization with a clock, comprising:

an arithmetic unit operating in synchronization with the clock [page 1, lines 18-21]; and an internal resource being connected to the arithmetic unit via a bus, and having at least a bus interface and an internal circuit which operates in synchronization with the clock [page 2, lines 7-18].

AAPA does not disclose a system resource prescaler which generates, from the clock, an operation permission signal denoting an operation permission state in m cycles out of n cycles of the clock (m=<n), and supplies the operation permission signal to the internal circuit of the internal resource, wherein the internal circuit operates in synchronization with the clock when the operation permission signal denotes the operation permission state. Kurd discloses a system resource prescaler [clock enable generator] which generates, from the clock, an operation permission signal [clock enable signal] denoting an operation permission state in m cycles out of n cycles of the clock [ratio], and supplies the operation permission signal to an internal circuit of an internal resource, wherein the internal circuit operates in synchronization with the clock when the operation permission signal denotes the operation permission state [Figure 1 and column 3, lines 35-38]. It would have been obvious to one of ordinary skill in the art to add the Kurd clock enable generator into the AAPA microcontroller to facilitate data transmission between resources which operate at different clock frequencies [Kurd, column 1, lines 38-49].

Regarding claim 12, Kurd further discloses that the operation permission signal is controlled to be set to the operation permission state on a cycle-by-cycle basis of the clock [column 3, lines 25-38].

Art Unit: 2116

Regarding claim 13, Kurd further discloses that the operation permission signal is set to the operation permission state in m cycles out of n cycles of the clock, and the values n and m can be set alterably [column 3, lines 25-38].

Allowable Subject Matter

Claims 8-10 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Byers et al., US Patent no. 5,394,443 discloses providing enable signals based on an input clock signal to a plurality of loads which operate in synchronization with the clock signal.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul B. Yanchus whose telephone number is (571) 272-3678. The examiner can normally be reached on Mon-Thurs 8:00-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached on (571) 272-3676. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/790,016 Page 6

Art Unit: 2116

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Paul Yanchus August 19, 2007

